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ABSTRACT
The buffer insertion has been a mechanism widely used to increase the performances of advanced VLSI digital circuits
and systems. The driver or repeater used to this purpose has effect on the timing characteristics on the signal on the wire,
as propagation delay, signal integrity, transition time, among others. The power concerns related to buffering have also
received much attention, because of the low power requirements of modern integrated systems. In the same way, the
buffer insertion has strong impact on the reliability of synchronous systems, since the suited distribution of clock requires
reduced or controlled clock-skew, being the buffer and wire sizing, a crucial aspect. In a different way, buffer insertion has
been also used to reduce noise generation, especially in heavily loaded nets, since the inclusion of buffers help to desyn-
chronize signal transitions. However, the inclusion of buffers of inverters to improve one or more of these characteristics
have often negative effect on another parameters, as it happens in the average and peak of supply current. Mainly, the
inclusion of a buffer to reduce noise (peak power), via desynchronizing transitions, could introduce more dynamic con-
sumption, but reducing the short-circuit current because of the increment of signal slope. Thus, the average/peak current
optimization can be considered a design trade-off. In this paper, the mechanism to obtain an average/peak power optimi-
zation procedure are presented. Selected examples show the feasibility of minimizing switching noise with negligible
impact on average power consumption.
Keywords: Switching noise generation, submicron CMOS VLSI, mixed analog/digital circuits, buffer insertion, buffer
repeater.
1. INTRODUCTION
As the progress of deep sub-micron process technology, the noise margins are considerable reduced whereas the power
supply ﬂuctuation is exacerbated. The presence of large current peaks on the power and ground lines is a serious concern
for designers of synchronous digital circuits [1-5 ]. Although a lot of research efforts have been made in the minimization
of total power consumption of circuits [6-9], there are not many works that pay attention in minimization of the peak cur-
rent of them [10-13]. Peak current is a primary concern in the design of power distribution networks. In state-of-the-art
VLSI systems, power and ground lines must be over-dimensioned in order to account for large current peaks. Such peaks
determine the maximum voltage drop and the probability of failure due to electro-migration. Peak currents are caused by
simultaneous switching of highly loaded clock lines and by the signal propagation through the sequential logic elements.
So, for current circuits, the control of power supply noise becomes very important in terms of circuit performance and
reliability, demanding a reduction of peak power (current) as well as power consumption [3].
The basic idea analyzed in this paper is the inclusion of buffers (inverters) to desynchronize signal transitions. This
inclusion has effect on both the signal slope and the propagation delay, in such a way that, for peak current we expect a
reduction because of signals do not arrive at the same time to the load, and for average power, the short-circuit current is
expected to be reduced due to the increment of signal slope, but dynamic consumption could be increased. As a conse-
quence, a design trade-off can be found to convert the buffer insertion technique in a good power and noise saving tool.
Our contribution does not provide a global and optimum solution to buffer insertion but aims to show the effects of buffer
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insertion on the average/peak power ratio. A current peak reduction of around a 40% has been observed, without any
increase of power consumption.
The organization of the paper is as follows: Section 2 shows an introduction to the CMOS inverter. Section 3 will
focus on the low power techniques, the effect on switching noise and the methodology used in the process. In Section 4
the proposal is validated with HSPICE simulations. Finally, Section 5 includes the summary of results and the conclu-
sions.
2. CMOS INVERTER/REPEATER
Much work has been reported in literature about CMOS inverters. The CMOS inverter can be considered as the simplest
buffer or repeater in VLSI circuits. The three components of power consumption in a CMOS inverter are dynamic, short-
circuit and leakage. To toggle between logic zero and logic one, capacities have to be discharged and charged. The electric
current that ﬂows during this process causes a power dissipation, this is dynamic power consumption. The current is
dependent on the capacitive output load and the supply voltage. CMOS inverter consist of a pull-up (PMOS) and pull-
down (NMOS), which have a ﬁnite input fall/rise time larger than zero. During this short time interval, when the PMOS
and NMOS transistors are conducting both, a current ﬂows from power to ground. This current is called short-circuit-cur-
rent. Dynamic and short-circuit power depend on switching activity, so no power should be lost during idleness of a
CMOS circuit. But the existence of leakage currents shows another piece of reality. These are due mainly to currents ﬂow-
ing through the reverse biased diodes that are formed between the diffusion regions and the substrate, and ﬂows through
transistors that are non-conducting.
Figure 1 shows a CMOS buffer driving a load and its equivalent symbolic representation. In ﬁgure 1a the input
change from logic one to logic zero (fall transition), then the load capacitance is charged and dynamic current ﬂows
through the PMOS transistor, while in this case through the NMOS transistor only ﬂows the short-circuit current (short
circuit path between supply rails during switching). There is also leakage currents due to leaking diodes and transistors,
but this current is not considered in this analysis. In ﬁgure 1b the input change from logic zero to logic one (rise transi-
tion), then the load capacitor is discharged through NMOS (dynamic power consumption) and through PMOS only ﬂows
short-circuit current.
The charge and discharge of the load capacitance requires current from the supply source. As transition time
increases, the peak in supply current will be reduced, since the same amount of charge will be supplied during more time.
Some HSPICE results showing this dependence for a 0.13 m CMOS inverter are depicted in ﬁgure 2. Results in table of
ﬁgure 2 show the increment in propagation delay (tpLH), fall time (tfall) and short-circuit current (IP) as input slope
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Figure 1. Power consumption in an inverter, a) in a fall transition, where current flows through PMOS to charge the load (dynamic
power consumtion), while through NMOS only flows short-circuit current. b) Rise transition, where current flows through
NMOS to discharge the load (dynamic power consumtion), while through PMOS only flows short-circuit current, and c)
inverter equivalent symbolic representation
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decreases. In a smooth way, a reduction in the peak and an increment in the average of total current (IN) is also noticed.
Related to average power consumption, short-circuit power increases when transition time increases, due to NMOS and
PMOS simultaneous operation in linear and saturation mode, respectively for the output falling transition. Managing
these effect, a trade-off between peak current reduction and average power-timing performances degradation can be found
if a suited value for input slope is considered.
3. LOW POWER/LOW SWITCHING NOISE AND METHODOLOGY
First, an introduction of the importance of low power consumption techniques and their effects on switching noise is pre-
sented. Next, the methodology followed to carry out the simulations to show the effects of buffer insertion is explained.
3.1. Low power consumption and switching noise generation
When designers recognized power consumption as a design constraint, simple models were created. Power per MHz is
still a commonly used representation of a component. With a closer look at power dissipation, it becomes obvious that the
subject is not that simple. Electric current is not constant during operation, and peak power is an important concern too,
because of the device would malfunction due to electro-migration and voltage drops even if the average power consump-
tion is low. So, peak power is an important parameter to take into account in the simulations as well as average power.
Reduction of the supply voltage has a quadratic effect on the reduction of power consumption but it also increases
the delay. It furthermore reduces the switching noise generated by single gates, but noise margins are reduced too. To bal-
ance the delay increase produced by the supply voltage reduction, some authors suggest increasing parallelism or using
pipeline structures. Both techniques increase simultaneous activity and noise. There is a trade-off between low voltage-
induced switching noise reduction and the increase in simultaneous activity that has to be dealt with.
To sum up, it is not clear that all low power techniques necessary reduce switching noise. Some of them could even
increase this (like power-down modes). The reduction of the circuit activity does not necessarily reduce maximum simul-
taneous activity by the same amount, and this question indeed requires further analysis [3].
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Figure 2. Influence of the input slope on output voltage and current waveforms for a CMOS inverter.
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3.2. Schematic disposal
To check the feasibility of buffer insertion with regard to switching noise, two schematic disposal have been proposed.
First, a schematic with inverters that simulate a circuit and a heavy load is used (ﬁgure 3a). In a UMC 0.13 m technol-
ogy, an inverter with PMOS width Wp=50 m represent a circuit (note that in all cases Wn=Wp/2, and transistor channel
L=0.12 m), while an inverter with Wp=1000 m represent a heavy load. In this situation we can measure the original
circuit characteristics, such as power consumption and peak power supply current.Then we modify the schematic struc-
ture with the inclusion of a buffer (ﬁgure 3b). As it is well known, when a signal arrives at a circuit with an equivalent
heavy load, a lot of power is consumed and a large current peak is generated. We can divide the arrival of the signals to the
circuit load with the introduction of a buffer in part of the load, obtaining a desynchronization in signal transitions. Then
we can simulate the average current (dynamic and short circuit) and peak current in both cases, with and without buffer
insertion, in order to compare the values. A reduction in peak power supply current and short circuit current are expected
due the buffer insertion, while a penalty to pay is an increase in propagation time (delay).
For the simulation we use HSPICE and a periodic input signal “In” (T=10 ns, tf=tr=100 ps, Vdd=1.2 v, where T is
the period, tf and tr are the fall and rise time respectively, and Vdd is the power supply).
4. SIMULATION RESULTS
We obtain measurements of average and peak currents for the fall and rise transition. We measure the current through the
PMOS and NMOS transistors in every signal transition, and in this way we can identify the current due to short circuit
and dynamic. In the average current we notice that due to dynamic power, short circuit and total average current per tran-
sition, for both cases, the one without buffer insertion and the one with buffer insertion, as can be seen in table 1. We also
put in parentheses, in the case with buffer insertion, the ratio between both cases, so we can see the improvement achieved
with regard to the original case without buffer insertion. As can be seen in table 1, the average current is reduced when the
buffer is inserted, around a 20% in dynamic power, and a 50% in the case of short-circuit current (this is due to the higher
signal slope with buffer insertion, and as a consequence the short circuit current must be less than in the case without
buffer insertion). The total power consumption is reduced around a 25% since the dynamic power is the dominant.
In the case of peak power supply current, we did measurements of peak at each transition (“In” fall and “In” rise)
and we measure on Vdd line, ground line, and total peak current (see table 2). Again we annotate the ratio between the
case with and without buffer insertion, so that we can see how the peak current is reduced. Results show that this reduc-
tion is around a 40%, which makes the buffer insertion a good technique to reduce switching noise without any increase in
power consumption, even a reduction is obtained as we saw in results in table 1, and then, a good trade-off between both
parameters is achieved. In ﬁgure 4 you can see the current waveform in fall and rise transition for both, the case without
buffer insertion and the case with buffer insertion. In the current waveform in the case with buffer insertion we notice that
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Figure 3. Schematic of the two configurations, a) without buffer insertion, one inverter is the heavy load and the other one introduce
the signal “In” to the load input, b) schematic with buffer insertion disposal which makes that signals do not arrive at the
same time to the load. The number next to each inverter correspond to Wp (being Wn=Wp/2, and L=0.12 m).µ
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there are two peaks for each transition, due to the desynchronization of the signal arrival, but these peaks are more or less
inside the current waveform obtained without buffer insertion. That is why power consumption is not increased. And
regarding to propagation time, in the case without buffer insertion is 0.14 ns, and with buffer insertion is 0.18 ns. So, as a
penalty, an increase of around a 25% in delay occur with the introduction of the buffer. Then, we will focus on these two
parameters, peak current and delay, and we will look for a trade-off between them.
Table 1: Average current (mA), in the cases without and with buffer insertion, for fall and rise time, dynamic and short circuit (SC)
current, and total current for each transition
Without buffer insertion With buffer insertion
Fall Rise Fall Rise
Dynamic SC Dynamic SC Dynamic SC Dynamic SC
avg. current (mA) 2.02 0.912 1.693 0.584 1.637 (0.81) 0.435 (0.48) 1.461 (0.86) 0.246 (0.42)
total (mA) 2.932 2.277 2.072 (0.71) 1.707 (0.75)
Table 2: Peak current (mA) in power supply line, ground line, and total, for both cases, without and with buffer insertion.
vdd gnd total
Without buffer With buffer Without buffer With buffer Without buffer With buffer
peak current (mA) - fall 64.95 40.15 (0.62) 64.91 40.09 (0.62) 129.9 80.24 (0.62)
peak current (mA) - rise 58.7 36.82 (0.63) 58.81 36.92 (0.63) 117.5 73.74 (0.63)
80.24 mA (with buffer insertion) 73.74 mA (with buffer insertion)
129.9 mA (without buffer insertion)
117.5 mA (without buffer insertion)
“In” fall “In” rise
Figure 4. HSPICE simulation results of current waveform for fall and rise transition of input signal and for the two configurations,
with two inverter and with five inverters.
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In order to complete the results, some modiﬁcations were made on the dimensions of the inverters (ﬁgure 5) used
as buffer insertion [14-16], and we measure the peak current in fall and rise transitions, and also the propagation time. In
table 3 are the results of these simulations. As can be seen from the results, as the dimension of the buffer sizing is
decreased, the peak current is reduced (ﬁgure 6a), but the propagation delay is increased (ﬁgure 6b). If we look for a
trade-off between peak current and propagation delay, we can see ﬁgure 6c, where the noise-delay product is represented.
As can be seen, the lowest values in buffer sizing give the worst values of the peak current and propagation time trade-off.
5. SUMMARY AND CONCLUSIONS
In this paper, we have introduced an efﬁcient way for reducing peak current without signiﬁcant increase in other parame-
ters, such as average power consumption or propagation delay. In fact, a reduction in power consumption is also achieved.
This simple methodology shows that the buffer insertion is a good option in terms of low power consumption and switch-
ing noise generation. Measurements, using HSPICE simulations, of both parameters were done in an UMC 0.13 m tech-
nology, and also several buffers with different sizes were used in order to obtain the one with the best noise-delay product.
Experimental results show around a 40% reduction in peak current (switching noise) and a 30% reduction in average
power consumption, while the propagation time got worse around a 20%.
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Figure 5. Modifications on buffer insertion dimensions. There are six differents cases of buffer insertion for simulation, depending on
the size of the buffer. We change the PMOS width Wp between 10 m and 60 m, being the NMOS width Wn = Wp/2.
With these new simulations we can see which buffer dimension is the best in terms of peak current and delay.
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Table 3: Peak current (fall and rise transition), propagation time (tp), and noise-delay product with modifications on buffer insertion
widths.
buffer Wp/Wn 10/5 20/10 30/15 40/20 50/25 60/30
peak current (mA) -fall 36 38.1 38.49 38.82 40.15 41.61
peak current (mA) - rise 31 32.8 33.56 34.31 36.82 39.25
tp (ns) 0.40 0.26 0.22 0.19 0.18 0.17
noise-delay product (pJ/v) 14.4 9.9 8.5 7.4 7.2 7.1
µ
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